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Abstract
It is diﬃcult to construct correct models for distributed large-scale service-oriented applications. Typically,
the behavior of such an application emerges from the interaction and collaboration of multiple compo-
nents/services. On the other hand, each component, in general, takes part in multiple scenarios. Conse-
quently, not only components, but also their interaction protocols are important in the development process
for distributed systems. Coordination models and languages, like Reo, oﬀer powerful “glue-code” that en-
code the interaction protocols. In this paper we propose a novel synthesis technique, which can be used to
generate Reo circuits directly from scenario speciﬁcations. Inspired by the way UML2.0 sequence diagrams
can be algebraically composed, we deﬁne an algebraic framework for merging connectors generated from
partial speciﬁcations by exploiting the algebraic structure of UML sequence diagrams.
Keywords: Connector, Reo circuits, Scenario-based speciﬁcation, UML, Synthesis
1 Introduction
Service-oriented applications consisting of services that may run on large-scale dis-
tributed platforms are notoriously diﬃcult to construct. It is well-known that
most service-oriented applications rely on a collaborative behavior among ser-
vices/components, and this implies complex coordination. Therefore, construction
of these applications crucially depends on deriving a correct coordination model that
speciﬁes the precise order and causality of the actions of their constituent services.
For example, in an online banking scenario, a user can log into the system only
after the account information such as the account number and password is veriﬁed
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to be valid. Given the strong role that coordination of components/services plays
in such applications, important questions from the software engineering perspective
include:
• What are the connectors in an application that coordinate the behavior of the
components/services?
• What does a service oriented development process look like?
• How can one systematically generate connectors from interaction speciﬁcations?
In this paper we address these questions by using Reo as the coordination language
in service oriented applications, and showing how correct Reo circuits (connectors)
can be synthesized automatically from scenario-based interaction speciﬁcations.
Scenarios represent a global view of interactions among the components (in the
broadest sense) inside a system. Each scenario corresponds to a single temporal
sequence of interactions among system components/services and provides a partial
system description. Scenarios are close to users’ understanding and they are often
employed to reﬁne use cases and provide an abstract view of the system behavior.
Recently, scenario based languages such as UML Sequence Diagrams (SDs) [26],
message sequence charts (MSCs) [16,17], and Live Sequence Charts (LSCs) [13],
are being widely used to capture behavioral requirements of applications. In this
paper we focus on scenarios represented as UML sequence diagrams. However,
our synthesis approach can be easily generalized to use other alternatives, such as
HMSC [23].
The idea of using scenario descriptions, such as UML SDs, to generate oper-
ational models and/or executable code is not new [14,15,21,27]. However, most
of the existing work take an endogenous approach for coordination, in which even
small changes to a protocol can propagate through and aﬀect large spans of soft-
ware components, invalidating their previously veriﬁed properties. Such invasive
modiﬁcations are not only undesirable, in many cases they are impractical or even
impossible, e.g., when legacy code or third party providers are involved.
In [4] the problem of synthesizing Reo circuits from given automata speciﬁca-
tions is discussed. In[6] we provide an approach for synthesizing constraint automata
from scenario speciﬁcations represented as UML sequence diagrams. However, tak-
ing constraint automata as the bridge between scenarios and connectors, may in-
troduce redundant synchrony in the synthesis process and result in quite complex
Reo circuits, even for simple scenarios. Our work in the remainder of this paper
goes one step further toward bridging the gap between low-level implementations
and scenario-based speciﬁcations, by generating Reo circuits directly from UML
SDs. This approach can reduce the redundancy in our previous work and make the
resulting Reo circuits simpler and more eﬃcient. Furthermore, the proposed trans-
lation from UML SDs to Reo circuits in this paper is compositional and therefore
preserves the nature of the interaction inherent in a UML SD, while the translation
from constraint automata to Reo circuits cannot recover parallelism.
The semantics of UML 2.0 sequence diagrams has been studied in [24], wherein
we use coalgebras for deﬁning the semantics of basic sequence diagrams and formally
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deﬁne the operators for combining sequence diagrams. On the other hand, the
coalgebraic semantics of Reo is also investigated in [7]. Therefore, the correctness
of the mapping from UML to Reo in our synthesis approach can, in principle, be
judged by comparing their semantics. Due to the lack of space, we will not discuss
the formal correctness problem in this paper and leave it as future work.
The rest of this paper is organized as follows: Section 2 contains a brief summary
of the main features of Reo. In Section 3 we present the relevant features of UML
Sequence Diagrams. We explain the construction of Reo circuits from given scenario
speciﬁcations represented by UML Sequence Diagrams in Section 4. In Section 5, we
present related work and compare it with our approach. Finally, Section 6 concludes
the paper.
2 Reo
Reo [3] is a channel-based exogenous coordination model wherein complex coordi-
nators, called connectors, are compositionally constructed from simpler ones. We
summarize only the main concepts in Reo here. Further details about Reo and its
semantics can be found in [3,7,9].
Complex connectors in Reo are organized in a network of primitive connectors,
called channels. A connector provides the protocol that controls and organizes the
communication, synchronization and cooperation among the components/services
that they interconnect. Each channel has two channel ends. There are two types of
channel ends: source and sink. A source channel end accepts data into its channel,
and a sink channel end dispenses data out of its channel. It is possible for the
ends of a channel to be both sinks or both sources. Reo places no restriction on
the behavior of a channel and thus allows an open-ended set of diﬀerent channel
types to be used simultaneously together. Each channel end can be connected to
at most one component instance at any given time. Figure 1 shows the graphical
representation of some simple channel types in Reo. A FIFO1 channel represents an
asynchronous channel with one buﬀer cell which is empty if no data item is shown in
the box (this is the case in Figure 1). If a data element d is contained in the buﬀer
of a FIFO1 channel then d is shown inside the box in its graphical representation.
A synchronous channel has a source and a sink end and no buﬀer. It accepts a data
item through its source end iﬀ it can simultaneously dispense it through its sink. A
lossy synchronous channel is similar to a synchronous channel except that it always
accepts all data items through its source end. The data item is transferred if it is
possible for the data item to be dispensed through the sink end, otherwise the data
item is lost. For a ﬁlter channel, its pattern P ⊆ Data speciﬁes the type of data
items that can be transmitted through the channel. Any value d ∈ P is accepted
through its source end iﬀ its sink end can simultaneously dispense d; all data items
d /∈ P are always accepted through the source end, but are immediately lost. The
P -producer is a variant of a synchronous channel whose source end accepts any data
item, but the value dispensed through its sink end is always a data element d ∈ P .
There are some more exotic channels permitted in Reo: (A)synchronous drains
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Fig. 1. Some basic channels in Reo
have two source ends and no sink end. No data value can be obtained from drains
since they have no sink end. A synchronous drain can accept a data item through
one of its ends iﬀ a data item is also available for it to simultaneously accept
through its other end as well, and all data accepted by the channel are lost. An
asynchronous drain accepts data items through its source ends and loses them, but
never simultaneously. (A)synchronous Spouts are duals to the drain channels, as
they have two sink ends.
Complex connectors are constructed by composing simpler ones via the join and
hiding operations. Channels are joined together in nodes. A node consists of a
set of channel ends. The set of channel ends coincident on a node A is disjointly
partitioned into the sets Src(A) and Snk(A), denoting the sets of source and sink
channel ends that coincide on A, respectively. Nodes are categorized into source,
sink and mixed nodes, depending on whether all channel ends that coincide on a
node are source ends, sink ends or a combination of the two. The hiding operation
is used to hide the internal topology of a component connector. The hidden nodes
can no longer be accessed or observed from outside. A complex connector has a
graphical representation, called a Reo circuit, which is a ﬁnite graph where the nodes
are labeled with pair-wise disjoint, non-empty sets of channel ends, and the edges
represent the connecting channels. The behavior of a Reo circuit is formalized by
means of the data-ﬂow at its sink and source nodes. Intuitively, the source nodes of
a circuit are analogous to the input ports, and the sink nodes to the output ports
of a component, while mixed nodes are its hidden internal details. Components
cannot connect to, read from, or write to mixed nodes. Instead, data-ﬂow through
mixed nodes is totally speciﬁed by the circuits they belong to.
A component can write data items to a source node that it is connected to. The
write operation succeeds only if all (source) channel ends coincident on the node
accept the data item, in which case the data item is transparently written to every
source end coincident on the node. A source node, thus, acts as a replicator. A
component can obtain data items, by an input operation, from a sink node that it
is connected to. A take operation succeeds only if at least one of the (sink) channel
ends coincident on the node oﬀers a suitable data item; if more than one coincident
channel end oﬀers suitable data items, one is selected non-deterministically. A sink
node, thus, acts as a non-deterministic merger. A mixed node non-deterministically
selects and takes a suitable data item oﬀered by one of its coincident sink channel
ends and replicates it into all of its coincident source channel ends. Note that
a component cannot connect to, take from, or write to mixed nodes. At most
one component can be connected to a (source or sink) node at a time. The I/O
operations are performed through interface nodes of components which are called
ports.
Example 2.1 [Sequencer] Figure 2(a) shows an implementation of a sequencer by
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Fig. 2. Sequencer
composing ﬁve synchronous channels and four FIFO1 channels together. The ﬁrst
(leftmost) FIFO1 channel is initialized to have a data item in its buﬀer, as indicated
by the presence of the symbol e in the box representing its buﬀer cell. The actual
value of the data item is irrelevant. The connector provides only the four nodes A,
B, C and D for other entities (connectors or component instances) to take from.
The take operation on nodes A, B, C and D can succeed only in the strict left-
to-right order. This connector implements a generic sequencing protocol: we can
parameterize this connector to have as many nodes as we want simply by inserting
more (or fewer) Sync and FIFO1 channel pairs, as required.
Figure 2(b) shows a simple example of the utility of the sequencer. The connector
in this ﬁgure consists of a two-node sequencer, plus a pair of Sync channels and a
SyncDrain channel connecting each of the nodes of the sequencer to the nodes A
and C, and B and C, respectively. The behavior of the connector can be seen as
imposing an order on the ﬂow of the data items written to A and B, through C: the
sequence of data items obtained by successive take operations on C consists of the
ﬁrst data item written to A, followed by the ﬁrst data item written to B, followed
by the second data item written to A, followed by the second data item written to
B, and so on.
In the remainder of the paper, we discuss the synthesis problem of Reo circuits
where the input speciﬁcation of the desired coordination is given by UML sequence
diagrams, as presented in the next section.
3 UML Sequence Diagrams
UML Sequence Diagrams are used to model the dynamic behavior of systems.
Graphically, a UML SD has two dimensions: an horizontal dimension representing
the components participating in the scenario, and a vertical dimension representing
the time. Every component has a vertical dashed line called lifeline. SDs focus
on the message interchange among a number of lifelines. An SD describes an in-
teraction by focusing on the sequence of messages exchanged during a system run.
See Figure 3 as an example of sequence diagrams which describe the interactions
in the login phase of an on-line banking scenario. A UML SD is represented as
a rectangular frame labeled by the keyword sd followed by the interaction name.
The vertical lines in the SD represent lifelines for the individual participants in the
interaction.
A message deﬁnes a particular communication between lifelines of an interaction.
It can be either asynchronous (represented by an open arrow head) or synchronous
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Fig. 3. Sequence diagrams for the on-line banking example
(represented by a ﬁlled arrow head). Two special kinds of messages are lost and
found messages, which are represented by a small black circle at the arrow end
(starting end, respectively) of the message. Note that what we are interested in
is the coordination between components/services, so we consider only a subset of
the UML2.0 SDs. For example, the internal behavior or action within the lifelines
in SDs (like the check action in Figure 3) will not be considered in the synthesis
process. Consequently, the synthesized result in our approach reﬂects only the
interaction aspect of a system and is not a global state machine that intertwines
both the behavior of components and the interactions among them.
The internal behavior or action in SDs (such as check in Figure 3) is like an
assumption that the component (Bank in Figure 3) has to fulﬁll. For the example,
it means that after receiving the message verifywithbank, the bank has to check
whether the account number and password ﬁt together. This can be modeled by a
constraint automaton for the bank. For the synthesis of the Reo circuit, this CA is
irrelevant, but when veriﬁcation of UML SD via Reo model checkers is considered,
the automata for components (like the bank) may be important for proving certain
properties using the assume/guarantee paradigm. Therefore, we ignore such internal
behavior in this paper because we focus only on the construction of the Reo circuit.
However, the automata for the components still can (and will) be used for the
analysis of UML SDs.
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UML SDs may contain sub-interactions called interaction fragments that can
be structured and combined using interaction operators. There are several possible
operators, such as alt, seq, loop, and so on. Depending on the operator used, an
interaction fragment consists of one or more operands. For loop, the fragment has
exactly one operand, while for most other operators there are several operands.
The semantics of an interaction fragment depends on the operator used in its
deﬁnition, as informally described in the UML superstructure speciﬁcation [26]. In
the following, we give the meaning of some operators according to [26]:
• The operator alt designates that the combined fragment represents a choice of
behavior alternatives, where at most one of the operand SDs will be chosen. The
chosen operand must have an explicit or implicit guard expression that evaluates
to true at this point in the interaction.
• The operator opt designates that the fragment represents a choice where either
the (sole) operand happens or nothing happens.
• The operator par designates that the combined fragment represents a parallel
merge between the behaviors of its operand SDs. The event occurrences of the
diﬀerent operands can be interleaved in any way as long as the ordering imposed
by each operand as such is preserved.
• The operator seq designates that the fragment represents a weak sequencing be-
tween the behaviors of the operands, i.e., the ordering of event occurrences within
each of the operands is maintained in the result, whereas event occurrences on dif-
ferent lifelines in diﬀerent operands may come in any order. Event occurrences on
the same lifeline in diﬀerent operands are ordered such that an event occurrence
of the ﬁrst operand comes before that of the second operand.
• The operator strict designates that the combined SD represents a strict sequenc-
ing of the behaviors of the operands, i.e., a strict ordering of the operands on the
ﬁrst level within the combined fragment it deﬁnes.
• The loop operator speciﬁes an iteration of an interaction. The loop operand will
be repeated a number of times. The construct represents a recursive application
of the seq operator where the loop operand is sequenced after the result of earlier
iterations.
There are some more operators given in [26]. For example, the negative operator
neg designates that the fragment represents traces that are invalid; the ignore
operator designates that there are some messages that are not shown within the
fragment, which are insigniﬁcant and can appear anywhere in the traces; the critical
operator designates that the fragment represents a critical region, which means that
the traces of the region cannot be interleaved by other event occurrences (on those
lifelines covered by the region). Such operators are useful, for example, for verifying
system properties and test case construction. We can easily handle the cases for
ignore and critical. For neg, the situation is a little more complex, since the
behavior in the scenario is not permitted. However, it is still possible to deal with
neg using constraint automata. We can ﬁrst construct the constraint automaton
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corresponding to a negative scenario according to the algorithm in [6], and then
build its complement automaton, and ﬁnally generate its corresponding Reo circuit
according to the approach in [4]. Due to the length limitation, we will not consider
these operators in this paper.
4 From UML Sequence Diagrams to Reo
We now address the issue of constructing Reo circuits from scenario speciﬁcations
represented by UML SDs. Since the source and the sink nodes of a Reo circuit are
used for components to exchange data through write and take operations, we ﬁrst
need to identify the node set N of a circuit involved in an interaction. Assume
the participants (components) involved in the interaction are represented by the
set of lifelines L = {p1, · · · , pn}. For simplicity, and without loss of generality, we
assume every component has only one input and one output port connected to the
corresponding sink and source nodes of the Reo circuit. Therefore, our starting
point is a description of a component connector by its source nodes C1, · · · , Cn
and sink nodes D1, · · · ,Dn, such that each component pi can write messages to the
node Ci and take messages from the node Di. Additionally, the interaction behavior
coordinated by the connector is described by a set of UML SDs.
In the sequel, let N = {C1, · · · , Cn}∪ {D1, · · · ,Dn} contain all nodes attached
to the components involved in a scenario speciﬁcation, where we assume that the
Ci’s are source nodes and the Dj ’s are sink nodes. Our goal is to construct a Reo
circuit R with source nodes C1, · · · , Cn and sink nodes D1, · · · ,Dn, such that the
behavior represented by the scenario speciﬁcation is permitted by the communica-
tion protocol encoded in R.
For the construction of R, we ﬁrst consider the construction of Reo circuits
for basic sequence diagrams without interaction operators. Assume that there are k
lifelines p1, · · · , pk in a basic SD. Every lifeline pi represents an individual participant
in the interaction, and we can derive an order of event occurrences along the lifeline,
which is signiﬁcant as it denotes the order in which these events occur.
4.1 Reo Circuits for Individual Participants
The ﬁrst step of the synthesis approach for basic sequence diagrams is to derive a
sequencer for every lifeline pi in a basic sequence diagram. If there are m events
(sending and receiving messages) on the lifeline pi, then the sequencer corresponding
to pi also has m nodes, the order of which corresponds to the order of events on pi.
Sequencer
m3
1m
A
A
1
2
A
3
1
1D
Cp2p1
m1
2m
m3
Fig. 4. Introducing sequencers for separate lifelines in a scenario (1)
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Figure 4 shows an example of our approach. There are two participants p1 and
p2 involved in the scenario. The interaction between them is shown by the messages
m1, m2 and m3, which are all synchronous in this example. We ﬁrst consider p1,
whose behavior involves ﬁrst sending message m1, then receiving message m2 and
ﬁnally sending message m3, sequentially. There are three events happening on the
lifeline, so we introduce a 3-node sequencer, where the ﬁrst and the last nodes are
connected to the node C1 by two ﬁlters respectively, and the node in the middle is
connected to D1 via a synchronous channel. The patterns m1 and m3 on the ﬁlters
ensure that p1 can write only these two messages out, and the synchronization
between the nodes of the sequencer and the nodes of the channels connected to
C1 and D1 ensures that the sending of m1 happens ﬁrst. Note that on the p1
side, there is no restriction on the channel A2D, like the ﬁlters, to ensure that the
message received through this channel is m2. This is guaranteed by the ﬁlter in the
synthesized part for p2, as shown in Figure 5. In other words, the type of a message
is always guaranteed by the sender and veriﬁed by the receiver side.
Sequencer
m
m
m
1
3
2
p p1 2
C2
m2
B3
B2
D2
B1
Fig. 5. Introducing sequencers for separate lifelines in a scenario (2)
4.2 Reo Circuits for Basic SDs
After we derive the sequencers for all participants from their respective life lines
in isolation, we can connect the nodes Ai, Bj , · · · pairwise by synchronous or asyn-
chronous Reo channels, according to the message kinds and order, as deﬁned in a
basic SD. For example, the Reo circuit on the right-hand-side in Figure 6 is the
result of composing the Reo circuits in Figure 4 and 5, according to the basic SD on
the left-hand-side of Figure 6, where all messages are synchronous. In the synthe-
sized connector for the whole SD, source nodes Ci and sink nodes Di are attached
to pi respectively. Component p1 can write messages m1 and m3 to the source node
C1, and receive message m2 from the sink node D1. The ﬁlter connected to C1 and
the sequencer ensure that p1 receives some message after it sends out the message
m1 and before it sends out the message m3. From the synchronous channel between
A2 and B2, and the ﬁlter C2B2, we know that the message received by p1 is m2.
Note that in this example, there are two synchronous channels A1B1 and A3B3
for transmitting m1 and m3 respectively. For synchronous messages, one syn-
chronous channel is enough for all message transmissions between the two partici-
pants, because the messages are ordered. Therefore, we can replace the connector
on the right-hand-side of Figure 6 by the one in Figure 7, in which we have one
merger and one replicator at nodes M and R, respectively. The ﬁlters RBi ensure
that m1 is received before m3 by p2. This approach can be generalized to the case
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Fig. 6. Reo circuit for a scenario
where we have multiple synchronous messages between two participants in a dis-
tributed system: we can implement the connector between them in a distributed
manner, and connect its two parts by just one synchronous channel, which provides
an optimization of the previous Reo circuit in Figure 6.
Sequencer
m3
Sequencer
D2
1m
A
A
1
2
A
3 B
B2
3
1
1D
C
C2
m2B1
M
m1
m3R
Fig. 7. An alternative connector
Messages in a UML SD can also be asynchronous, which are graphically repre-
sented by open arrowheads, such as the message displayindexpage and displayon-
lineBank in the SD UserArrives in Figure 3. There are diﬀerent possibilities for the
ordering of events for asynchronous messages, as shown in Figure 8.
m
m2
p p1 2
1
p1 p2
m1 2m
p1 p2
1m
m2
(a) (b) (c)
Fig. 8. Asynchronous messages
Since the order of asynchronous message passing may be diﬀerent, it is not
possible to use only one asynchronous channel for all asynchronous communications
as for synchronous messages in Figure 7. In Figure 9, we give the Reo circuits for
the scenarios in Figures 8(a) and (b) respectively. The FIFO1 channels are used for
asynchronous messages, where the ordering of events is controlled by the topology
of the Reo circuits.
There can be a coregion area in a lifeline in UML SDs where the order of event
occurrences on the lifeline is insigniﬁcant. Figure 8(c) shows an example of a core-
gion. In this case, the corresponding Reo circuit is as shown in Figure 10(a), in
which an exclusive router EXR is needed, which is, in turn, composed of ﬁve syn-
chronous channels, two lossy synchronous channels and a synchronous drain, as
shown in Figure 10(b).
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Fig. 9. Connectors for diﬀerent orders of asynchronous messages
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Fig. 10. Connectors for asynchronous messages in coregion
One participant in a scenario can send the same message multiple times. Figure
11 shows an example. In this case, an exclusive router EXR can be used on the side
of the sender, where the messages through the two sink nodes of EXR are ordered by
the sequencer, and connected to the nodes corresponding to the diﬀerent receivers,
respectively. Another possible solution is to use lossy synchronous channels on
the sender side where every time when the message m1 is sent by p1, it can be
transmitted through only one of the branches, and lost by the other ones. The
order is decided by the sequencer.
p D3
1A
1
1D
C
C3
p p1 32
m
A 2
Sequencer SequencerSequencer
CD2 2
EXR
1
m1
2m
1m
m2
Sequencer
C1
A1
A2
m1
m1
Fig. 11. Same message to diﬀerent lifelines
Messages in UML SDs can be lost. Lost messages are messages with known
sender, but the reception of the message does not happen. Such a situation can
be captured by the Lost connector as shown in Figure 12, where the source node
Blost can take a message from outside, and lose it in the synchronous drain. Such a
component can be integrated in the synthesized connector by connecting the node
Blost to the node Ai synchronized with the sequencer for the sender of the lost
message.
A message can also be found. A found message is a message whose receiving
event occurrence is known, but has no sending event occurrence. This is because
the origin of the message is outside the scope of the participants. We can describe
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m A found
FoundLost
lostB
Fig. 12. Reo circuit for lost and found messages
such messages by the Found connector in Figure 12 whose found message is m. The
sink node Afound can be connected to some node Bi for the receiver of the message
m in the corresponding Reo circuit.
4.3 Composing Reo Circuits Following UML Operators
So far our Reo circuits focused on basic SDs. Next, we come to the compositional
construction of Reo circuits by combining the Reo circuits of basic SDs. To structure
the connectors according to the operators in UML SDs, we use a general structure
for the Reo circuits as shown in Figure 13: Rsd is the Reo circuit for a basic SD
sd, which is obtained as in the previous section. In this construction, two more
nodes A˜sd and B˜sd are added to Rsd, which are synchronized with the nodes of the
sequencers inside Rsd, that correspond to the ﬁrst send event and the last receive
event in sd, respectively. If the source node Asd is fed from outside with some data
element, then it is put into the buﬀer between Asd and Asd. As soon as Asd takes the
data element from the buﬀer, the subcircuit Rsd is “activated” by the ﬁrst message
received through some Ci. Similarly, the communication via the subcircuit stops as
soon as a data element arrives at Bsd, which puts it into the buﬀer between Bsd
and Bsd. Thus, data-ﬂow at the sink node Bsd can be viewed as a signal that Rsd
has terminated. As an example, the generalized Reo circuit for the connector in
Figure 7 is shown in Figure 14.
1
2C
Cn
C
D
D
D
1
2
n
......
......
R
A A B B
sd
sd sdsd sd B
~
sd
~
Asd
Fig. 13. Reo circuit for basic SDs
Assume we have already constructed the circuits for the interaction fragments
(basic SDs) of a sequence diagram SD. We now explain how to construct a Reo
circuit RSD for the whole diagram.
For SD = alt(g1 : sd1, g2 : sd2), the Reo circuit RSD is obtained by combining
Rsd1 and Rsd2 with a replicator connected by two ﬁlters where the patterns on the
two ﬁlters correspond to the guard conditions g1 and g2, respectively. The data
item d to be transmitted via the channel ASDASD is related to the guard condition
that may be obtained from other nodes (i.e., g1 and g2 in Figure 15). In this case,
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Fig. 14. General structure of the Reo circuit in Figure 7
there is another Reo circuit R connected to ASD, in which a FIFO channel A˜sdB˜sd
is used for the control ﬂow (see Figure 14 as an example). If a data item (message)
d is used as a parameter in the guard condition g1 and g2, and it is transimitted
through node Ai in R, then we can move the source channel end of the FIFO1
channel A˜sdB˜sd in R from node A˜sd to node Ai to get the data item d related to
the guard conditions, so that it can be used in the alternative choice.
B BSD SD
Rsd1
Rsd2
Asd1
Asd2
Bsd1
Bsd2
ASD ASD
g
1g
2
Fig. 15. Alternatives
For SD = opt(sd), the Reo circuit RSD is obtained by combining Rsd and a
FIFO1 channel with an exclusive router that chooses to either activate the behavior
of the operand sd or skip the fragment while nothing happens.
B BSD SD
Rsd
Asd Bsd
ASDASD
EXR
Fig. 16. Option
For SD = par(sd1, sd2), the Reo circuit is obtained by combining Rsd1 and Rsd2
with a replicator, which represents a parallel activation of both operands, where the
internal FIFO channels in Rsd1 and Rsd2 (those connected to Asdi and Bsdi inside
the boxes, which are not drawn in the picture) ensure that in the combination, the
events in the two branches can be interleaved.
In parallel composition, if there exists some common participant pi in sd1 and
sd2, then Rsd1 and Rsd2 should also have shared nodes Ci and Di, which are obtained
by merging the nodes with the same name in the two Reo circuits (as shown in Figure
18(a)). For the source node Ci, if there is some message m sent by pi in both sd1
and sd2 (as shown in Figure 18(c)), then in the resulting Reo circuit RSD, the ﬁlters
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Fig. 17. Parallel composition
will be replaced by one ﬁlter and one exclusive router, as shown in Figure 18(b).
For all the ﬁlters with source end Ci whose pattern P does not appear in another
operand, they will be kept the same in the resulting circuit RSD.
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ASD
A
Rsd2
sd2
ASD
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BSD BSD
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m Rsd1
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Fig. 18. Parallel composition with same participant pi
For SD = strict(sd1, sd2), the Reo circuit is obtained by combining Rsd1 and
Rsd2 as in Figure 19, where the FIFO channels in Rsd1 and Rsd2 ensure that in the
combined connector none of the events in sd2 can happen before the communication
in sd1 has ﬁnished.
A
Rsd2
sd2
SDBSDB
Bsd2
Asd1 Bsd1
Rsd1
ASD ASD
Fig. 19. Strict sequencing
The case for weak sequencing seq(sd1, sd2) is more complex, because the def-
inition of the seq operator depends on whether the operands share some lifelines.
If a common lifeline pi exists in both sd1 and sd2, then all the event occurrences
on pi in sd1 should happen before those on pi in sd2. However, for the event oc-
currences on diﬀerent lifelines in the two operands, they may come in any order. If
the operands involve disjoint sets of participants, the weak sequencing reduces to
a parallel merge, as shown in Figure 17. Otherwise, suppose they share a lifeline
pi, and the sequencers in the circuits for sd1 and sd2 for pi have n1 and n2 nodes,
respectively. Then we can add two more nodes Aw and Bw to the two Reo circuits
Rsd1 and Rsd2, respectively, and synchronize them with the nodes of the sequencers
inside the two Reo circuits such that they correspond to the last event on lifeline pi
in Rsd1 and the ﬁrst event on pi in Rsd2. The two nodes Aw and Bw are ordered by
adding a FIFO1 channel and a SynchDrain between them, as shown in Figure 20.
Note that the resulting Reo circuit in Figure 20 for weak sequencing can be
optimized by replacing the two sequencers in Rsd1 and Rsd2 corresponding to the
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Fig. 20. Weak sequencing
same lifeline pi with one sequencer with n1 +n2 nodes, where the ﬁrst n1 nodes are
synchronized with the n1 nodes of the sequencer for pi in Rsd1 using synchronous
drains, and the last n2 nodes are similarly synchronized with the n2 nodes of the
sequencer for pi in Rsd2. The two sequencers Sequencer
i
sd1 and Sequencer
i
sd2 to-
gether with the synchronous drains connecting them can then be removed in the
resulting Reo circuit RSD since the ordering information is now kept by the new
sequencer, as shown in Figure 21.
Bsd1
BSD BSD
Bsd2
ASD
Di
SDA
Ci
Asd1
Asd2
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Sequencersd1i
Sequencer isd2
Fig. 21. Weak sequencing optimization
For SD = loop(sd), the Reo circuit is obtained from Rsd as in Figure 22.
The connector gEXR is a variant of the exclusive router in Figure 10(b), where
we replace the lossy synchronous channels by two ﬁlters with pattern g and ¬g
respectively, where g is the guard condition of the loop. If g is satisﬁed, then the
loop will iterate, otherwise, it will stop.
SDBSDB
Asd1 Bsd1
Rsd1
ASD ASD
gEXR
Fig. 22. Loop
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5 Related Work
One closely related work is the synthesis of adapters in component based systems.
The authors of [32] propose an approach to modify the interaction mechanisms that
are used to glue components together by integrating the interaction protocol into
components. However, this approach acts only on the signature level. The work
reported in [8,28] goes beyond the signature level and supports protocol transforma-
tions in the synthesis process, but the initial coordinator being synthesized behaves
only as the “no-op” coordinator, which requires the assembly of new components
to enhance its protocol for communication.
Brogi et al. [12] set a formal foundation for the adaptation of heterogeneous
components that may present mismatching interaction behavior. Session types are
used to cope with heterogenous descriptions of component interfaces. An adaptor
can be automatically generated from an adaptor speciﬁcation, which establishes a
correspondence between messages in diﬀerent components. However, the adaptor
speciﬁcation in their approach requires a good deal of implementation details such
as correspondences among methods (and their parameters) of diﬀerent components.
In [10], an approach to scheduler synthesis for discrete event physical systems us-
ing supervisory control is proposed, where supervisors are deﬁned as processes and
the allowable executions of a system are speciﬁed as a set of traces. The supervisory
controller interacts with the running system and makes it conform to the speciﬁca-
tion, which is given as a collection of languages that can be intersected to yield a
global speciﬁcation. A supervisor is synthesized to restrict the system’s behavior by
synchronizing the events in the system. Our approach goes beyond behavioral re-
striction, and our synthesized circuits can interact with system components through
diﬀerent communicating mechanisms encoded in the channels.
A number of approaches for synthesis of state-based models from scenario de-
scriptions have been developed. For example, the authors of [20] present a state-
chart synthesis algorithm, but their approach does not support High-Level Message
Sequence Charts (HMSC), which provide a composition mechanism very close to
UML2.0 SDs. The authors of [30,31] propose an approach to synthesize LTS models
from MSC speciﬁcations, where the mechanism for communication among compo-
nents is synchronous. The authors of [21] use MSCs for service speciﬁcations and
propose an algorithm for synthesizing component automata from speciﬁcations. In
[14,15], the problem of synthesizing state machines from LSC models was tackled
by deﬁning the notion of consistency of an LSC model. A global system automaton
can be constructed and then decomposed. However, this approach suﬀers from the
state explosion problem due to the construction of the global system automaton,
which is often huge in size because of the underlying weak partial ordering seman-
tics of LSC. The authors of [27] combine the LSC notation with Z, and propose a
synthesis approach for generating distributed ﬁnite state designs from the combined
speciﬁcations.
The authors of [22] propose an interactive algorithm that can be used to generate
ﬂat state-charts from UML sequence diagrams. In [18], the authors also provide an
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interactive algorithm to generate state-charts from multiple scenarios expressed as
UML collaborations. In [29], the existing LTS synthesis algorithms are extended to
produce Modal Transition Systems from the combination of properties (expressed
in temporal logic) and scenarios. An algebraic approach was adopted in [33] to
synthesize state-charts of components from sequence diagrams, but it takes only
the operators alt, seq and loop into account, and does not consider any of the
other UML2.0 operators on SDs.
Regardless of the scenario notations used (MSC, LSC or UML), all scenario-
based synthesis approaches focus only on generating the state-based models for
separate components, or a global state machine for the whole system. These ap-
proaches diﬀer from ours as (1) we are concerned about the coordination aspects
in distributed applications instead of the behavior models for separate individual
components, and (2) our synthesized connectors also provide the actual protocols
used for communication among components/services in the system, and the com-
ponents do not need to contain any protocol information. Therefore, changes in the
communication protocol caused by system evolution, require us to change only the
connector implementation, without changing any of the components that are not
directly involved in the evolution. Furthermore, the framework of synthesizing Reo
circuits from scenario speciﬁcations provides a certain ﬂexibility in the synthesis
process. When we modify the scenario speciﬁcation (for example, adding, removing
or changing a sequence diagram), part of the previous synthesized Reo circuits can
be reused. Since every scenario described by UML SDs only captures a possible
system behavior and it is possible to add more scenarios during the development,
the speciﬁcation can be taken as complete up to some point and block what are not
given in the speciﬁcation.
In [4], we have shown how to synthesize Reo circuits from constraint automata
speciﬁcations. On the other hand, an algebraic approach of generating constraint
automata from scenario speciﬁcations has been proposed in [6]. However, like most
program-generated code, the synthesis of a Reo circuit from a constraint automaton,
as reported in [4], generally yields verbose circuits that do not “look natural” to
the human eye. Therefore, to generate a Reo circuit from a constraint automaton
synthesized from UML2 SDs yields Reo coordinator circuits that may not easily
correlate back to their original SD speciﬁcations. The merit of synthesizing Reo
circuits directly from SDs lies in the greater structural ﬁdelity between the result-
ing Reo circuits in this approach and their original SD speciﬁcations. The new
contribution in this paper is that we go one step further and generate Reo circuits
directly from scenario speciﬁcations represented by UML sequence diagrams. There
is substantial beneﬁt in this work which bridges the gap between requirements and
implementation of coordination among services in service oriented application de-
velopment.
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6 Conclusion
In this paper we have presented a novel approach for constructing Reo circuits from
scenario speciﬁcations represented as UML sequence diagrams. This work extends
our previous work described in [4] that presents an algorithm for automatically syn-
thesizing Reo circuits from constraint automata speciﬁcations, and the results in [6]
that show the synthesis of constraint automata from UML sequence diagrams. The
method described in this paper allows us to derive a Reo circuit as the implemen-
tation of the coordinator directly from UML scenario speciﬁcations.
Our construction can be easily extended to treat timing constraints in UML
SDs. For example, a message m{0..t} states that the message m is constrained to
last between 0 and t time units. Note that the semantics of UML on such messages
is ambiguous and can have diﬀerent meanings. For example, if the receiver of the
message is not ready to accept it in t time units, the message can either be lost
or be stored in some queue, waiting for the receiver to process it. Here we assume
that the message can always be successfully transmitted to the receiver side and
waits to be processed. For such an interpretation, we just need to connect the nodes
Ai and Bj which are internal nodes of the synthesized circuit under construction,
to the nodes for the sender and the receiver of the message, respectively via a P -
producer (where P is the singleton data set {expire}), a synchronous drain and a
timer channel with early expiration 4 . Such a timer channel allows the timer to
produce its timeout signal through its sink end and reset itself when it consumes
a special “expire” value through its source [2]. As an example, we replace the
message m1 in Figure 8(a) by m1{0..10}, and show the resulting Reo circuit in
Figure 23. The timing constraints over the events for diﬀerent messages can be
captured similarly by adding synchronous drains and timer channels between their
corresponding nodes.
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Fig. 23. Timed Reo circuit
Among our next steps is the automation of the synthesis approach described in
this paper. We already have a set of integrated, visual tools to support coordina-
tion of components/services, including graphical editors, animation and simulation
tools, and model checkers [1,11,19]. We expect our tool to be useful in model-based
development of service-oriented applications. Our aim is to aid designers who are
interested in complex coordination scenarios by enabling them to use UML SDs
4 See [2] for P -producer and timer channels.
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as the basis for generating implementations automatically using our synthesis ap-
proach. Once the Reo circuit is generated from a scenario speciﬁcation, we can
also apply the existing tools, for example, the Reo model checker [19], to check for
containment and equivalence of connectors. It would also be interesting to consider
extensions of UML, for example, the UML Proﬁle for Schedulability, Performance
and Time (UML-SPT) [25], which can be used to provide appropriate representa-
tion of QoS aspects in UML, and their connection with quantitative Reo circuits
[5]. Another future direction is to establish a formal consistency result for our
translation from UML SDs to Reo circuits and the synthesis algorithm of constraint
automata from UML SDs suggested in [6]. The proof obligation will be to show
that the constraint automaton of the Reo circuit constructed from a given UML
SD is (bisimulation) equivalent to the constraint automaton obtained by the tech-
niques of [6] for the same UML SD. As both approaches are compositional, we may
use inductive arguments to establish this consistency result. The investigation on
the link between timing constraints in UML and the veriﬁcation methods for timed
constraint automata [2] is in the scope of our future work as well.
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